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A continuous-time complementary metal–oxide–semiconductor differential pair that does not require the tradi-
tional tail current source as a way to control the direct current and common-mode current is presented. Compared
with a p-channel long-tailed pair, the proposed non-tailed solution operates under a higher maximum input
common-mode voltage that includes (VDD+VSS)/2 even under low supply voltages. Experimental measurements
on a prototype fabricated in a 0.35-μm technology (with metal–oxide–semiconductor thresholds greater than
0.6V) confirm this behavior for supply voltages as low as 1.2V, whereas the long-tailed pair with the same tech-
nology offers the same capability only for supplies higher than 1.6V. Copyright © 2015 JohnWiley & Sons, Ltd.
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differential amplifiers1. INTRODUCTION
The long-tailed differential pair (LTP) is one of the most versatile configurations useful for the
realization of many analog and digital basic circuits, the most popular of which is the differential
amplifier [1–10]. Figure 1 shows a conventional implementation of a complementary metal–oxide–
semiconductor (CMOS) single-stage fully differential amplifier based on a p-channel pair (transistors
M1a and M1b) whose quiescent and common-mode current, (iD1a+ iD1b)/2, is set by the tail current
source (IB). The circuit includes also two transistors acting as an active load (M2a and M2b), with
resistors R1a,b controlling the output common-mode voltage, being equal to VSS+VGS2.
It is well-known that the single-ended differential and common-mode gain of this circuit are
respectively given by voutvd ¼ 
1
2 gm1R1 and
vout
vcm
¼  12gm2rB , where vd= vin+–vin– and
vcm= (vin++vin–)/2, rB is the output resistance of the current generator IB, and gm is the (gate)
transconductance, respectively.
This circuit has served excellently as long as the supply voltage, VDD–VSS, has been substantially
higher than 1V. Unfortunately, the supply reduction together with a non-corresponding decrease of
the MOS threshold voltages makes the use of the standard source-coupled pair difficult. One of the
most relevant problems is the decrease of the common-mode input voltage range (CMR) and,
perhaps more importantly, the fact that the analog ground cannot be set to the medium value
between VDD and VSS, (VDD+VSS)/2. In fact, considering the circuit in Figure 1 and taking into
account that a change in vcm is followed by a similar change at the source potential of M1a,b, the*Correspondence to: Salvatore Pennisi, DIEEI, University of Catania, Catania, Italy.
†E-mail: spennisi@dieei.unict.it
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Figure 1. Schematic diagram of a single-stage differential amplifier based on the conventional long-tailed pair.
CMOS NON-TAILED DIFFERENTIAL PAIR 1469maximum allowed value of vcm is set by the minimum operating voltage drop tolerated by the current
source IB. If, in the best case, IB is implemented through a single transistor of a current mirror, the
minimum operating voltage across IB is then one MOS saturation voltage |VDS,SAT_IB| so that we
acquire the following:
vcm_max ¼ VDD  VDS;SAT_IB
  VGS1j j≈VDD  2 VDS;SAT  VT1j j (1)
where |VDS,SAT| = |VGS1||VT1| and |VDS,SAT_IB|≈ |VDS,SAT1| = |VDS,SAT| have been used in the
approximation.
On the other hand, the minimum value of vcm is set by the permanence of M1a,b in saturation,
avoiding the triode region. Because the drain voltage of M1a,b is constant and equal to VSS+VGS2,
and being |VDS,SAT1| = |VGS1| |VT1| we acquire the following:
vcm_min ¼ VSS þ VGS2  VT1j j ¼ VSS þ VDS;SAT
 þ VT2  VT1j j: (2)
CMR is hence given by the following:
CMR ¼ vcmmax  vcmmin
¼ VDD  VSS  VGS2  VDS;SATIB
  VDS1;SAT ≈VDD  VSS  3 VDS;SAT  VT2j j: (3)
Besides, the input terminals can be biased to (VDD+VSS)/2 only if the following condition is
satisfied:
vcm_min <
VDD þ VSS
2
< vcm_max: (4)
We plot in Figure 2 relations (1) and (2) versus VDD (assuming for simplicity VSS=0). It is apparent
that CMR (indicated by the gray area) reduces for decreasing values of VDD and nullifies for VDD=V1.
In addition, for VDD<V2, the analog ground (represented by the line VDD/2) is outside the allowed
CMR, and the pair must be biased below VDD/2. Voltages V1 and V2 are easily found analytically by
equating (3) to zero and (1) to VDD/2, respectively, and solving for VDD as follows:
V 1 ¼ VDS;SAT_IB
 þ VDS1;SAT þ VGS2 ¼ 3VDS;SAT þ VT2; (5a)Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
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Figure 2. LTP common-mode maximum and minimum voltages versus VDD. The shaded area represents the
common-mode range for a given VDD.
1470 G. DI CATALDO ET AL.V 2 ¼ 2 VDS;SAT_IB
 þ 2 VGS1j j ¼ 4VDS;SAT þ 2 VT1j j: (5b)
For instance, assuming transistors’ threshold and saturation voltages around 0.6 and 0.1V,
respectively, we obtain from (5b) V2 = 1.6V. This means that for VDD< 1.6V, it is not possible to
set the analog ground to VDD/2. In the previously simplified analysis, we considered an abrupt MOS
transition from saturation to the triode region. However, the real scenario is even worsened because,
due to channel length modulation, current IB starts to decrease well before vcm equals vcm_max, and
consequently, small-signal parameters of the pair begin to change well before vcm equals vcm_min.
To face this problem, several techniques have been proposed [11], including level-shifting [12],
floating-gate [13], and threshold voltage lowering [14]. In this paper, we shall describe a design
approach that allows implementing a gate-driven differential pair that does not require the tail
current source, while keeping the full control of the standby and common-mode current through an
auxiliary feedback section. Compared to a previously solution by the same authors [15–17], the
proposed one operates in a continuous-time mode, by avoiding the use of a switched-capacitor
auxiliary amplifier. In this manner, design is simplified and area of application widened. The non-
tailed pair is described in Section 2. Circuit topology and design issues of the proposed
implementation are discussed in Section 3. Experimental measurements, closely matching the
expected behavior, are reported in Section 4. Conclusions are summarized in Section 5.2. PROPOSED SOLUTION
A. Generalities
Figure 3a shows the main differential amplifier obtained from Figure 1 after removing the tail current
source. The body terminals of the pair are now used to provide biasing and common-mode current
control through an auxiliary feedback circuit, as illustrated in Figure 3a and b. Figure 3b shows also
the simplified circuit generating the feedback voltage Vb to be applied to the body of the input pair
M1a and M1b. Body biasing is a technique utilized in digital circuits [18], but seldom applied to
analog implementations [19–21]. Actually, by eliminating the tail current, we would lose the control
of the direct current (DC) and common-mode current of the main pair. This means that the same
current would depend on supply, common-mode input voltage, process tolerances, and temperature.
Therefore, fundamental parameters like power dissipation and small-signal transconductance of the
pair would be hill defined. To avoid this problem, circuit in Figure 3b sets the common-mode
current of M1a and M1b in a robust way. Indeed, transistors M1ar and M1br form a replica of the
main Non-Tailed Pair (NTP) and negative feedback provided by the error amplifier, A, sets the sum
of drain currents of transistors M1ar and M1br to IBr, while forcing the drain of M1ar and M1br toCopyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
DOI: 10.1002/cta
Figure 3. Schematic diagram of: (a) differential amplifier based on a non-tailed source-coupled pair, (b) com-
mon-mode current control circuit generating voltage Vb to be applied to the non-tailed differential amplifier in
Figure 3a.
CMOS NON-TAILED DIFFERENTIAL PAIR 1471ground, by modifying the bulk voltage VB, irrespectively of the values of common-mode voltage,
supply, and temperature. Consequently, because M1a and M1b have the same VGS and VBS as M1ar
and M1br, the current in the original pair will be forced to be a mirrored replica of IBr, depending on
the relative width of M1 to M1r.
It should be noted that the feedback loop provided by the error amplifier sets the current in the pair
irrespectively of any variation in VDD. Therefore, power supply rejection ratio is expected to be
improved with respect to the LTP.
Small-signal analysis of circuit in Figure 3 yields the differential and common-mode gain. Because
the auxiliary circuit in Figure 3b does not respond to differential signals, the single-ended differential
gain is the same as in the LTP, whereas the single-ended common mode gain is as follows:
vout
vcm
¼ gm1
1þ 2Agmb1rrbrð Þgm2
 gm1gmb1r  g1rgmb1
gmb1rgm2
(6)
where A is the gain of the auxiliary error amplifier, gmb is the MOS bulk transcondctance, and rBr is the
output resistance of the current generator IBr. Under perfect matching gm1r gmb1 =gm1gmb1r, Acm is
reduced with respect to LTP by about Agmb1rBr/gm1rB≅Agmb1/gm1. As far as the common-mode
voltage is concerned, compared with the LTP, the NTP offers a higher maximum common-mode
input value, for two reasons. First, as can be seen by comparing (1) and (7), the saturation voltage
of the current generator is no more required.
vcm_max ¼ VDD  VGS1j j ¼ VDD  VDS;SAT1
 þ VT1j j (7)
Second, the source-gate voltage of M1a,b is a function of vcm and, in particular, decreases with vcm.
Indeed, if vcm increases by Δv, the source-gate voltage of M1ar and M1br in Figure 3b decreases by the
same Δv, but because the drain current must remain constant (because of the local feedback action of
A), the threshold voltage of M1ar and M1br must decrease exactly by Δv in order to keep |VGS1r|–|VT1r|
constant. This threshold reduction is mirrored onto the main couple M1a,b through Vb. In summary, an
increase in the common-mode voltage causes an identical decrease in the threshold voltage VT1. This
mechanism could in principle lead to the ideal condition vcm_max =VDD, but in practice, vcm_max is
determined by the finite output swing of the error amplifier A. Indeed, if voltage Vb saturates, then
the common-mode current is no longer controlled, and the current in the pair starts to decrease (for
vcm> vcm_max) or increase (for vcm< vcm_min). At this purpose, the error amplifier was originally
implemented using the switched-capacitor approach [7, 8], so that Vb was not limited within the
supply rails. However, true continuous-time operation was not allowed, and output spurs were
introduced by the clock switching.Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
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main objective of maximizing vcm_max and, in turn, the implementation of a fully differential CMOS
amplifier whose common-mode input voltage can be set to the analog ground (VDD+VSS)/2, even
under low supply voltages, unlike what can be achieved by a conventional LTP.
B. Topology and design
The proposed implementation of the auxiliary common-mode current control circuit, which is
exploited to drive the bulks of the main pair in Figure 3a, is shown in Figure 4. All the transistors
operate in saturation. Like in Figure 3b, M1ar and M1br form a replica of the main pair M1a and M1b.
Bias current of the pair provided by M3 can be scaled compared with the current in the main pair, in
order to reduce the additional power consumption. The (noninverting) error amplifier (A in
Figure 3b) is implemented through common-source transistor M8, current mirror M9 and M10, and
bias current generator M7. Note that the quiescent drain voltage of M1ar-M1br is VDD minus the
source-gate voltage of M8 and can be adjusted through W/L ratios.
VD1;r ¼ VDD  VT8j j 
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
ID7
KP
W=Lð Þ9
W=Lð Þ8 W=Lð Þ10
s
: (8)
To nullify the channel modulation effect and accurately replicate the common-mode current, this
voltage should equal the drain voltage of the main pair in Figure 3a, that is, VSS+VGS2. However, if
a systematic error in the current of the main pair is tolerable, this restriction can be avoided, and the
supply voltage demand can be reduced. Thanks to the simplicity of the output section (M7 and
M10), the output swing is maximized. It is limited by one saturation voltage towards both supply
rails. The gain of the error amplifier is A= gm8 (gm10/gm9) rd7//rd10.
The non-tailed fully differential amplifier was designed using the BCD6 technology, provided by
STMicroelectronics (Catania site, Italy), whose CMOS transistors have a minimum length of
0.35μm with a nominal threshold voltage of 0.65 and 0.61V for nMOS and pMOS, respectively.
Adopted transistors and resistor dimensions, supply voltage, and bias current are summarized in
Table I from which it is deduced that IBr in Figure 3b is equal to IDM3=2μA, and that the nominal
bias current of the main pair IDM1a,b is 6μA.
Preliminary computer simulations showed that the main amplifier provides a DC gain of 12dB,
unity-gain frequency of 89 kHz, and phase margin of 105°, with load capacitance of 40 pF. The
auxiliary amplifier exhibits a DC gain of 35 dB with a bandwidth much greater than the main
amplifier unity gain frequency because of the small capacitances involved in the feedback loop.
To have an idea of the different CMR exhibited by the NTP-based and the LTP-based amplifiers,
under similar dimensions and supply, we simulated the common-mode current of the pairs as a
function of the input common-mode voltage. The result is illustrated in Figure 5 for VDD equal toFigure 4. Continuous-time common-mode current control circuit (proposed implementation of circuit in Fig-
ure 3b) generating the output voltage Vb to be applied to the non-tailed differential amplifier in Figure 3a.
Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
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Table I. Bias settings and transistor dimensions of circuits in Figures 3 and 4.
Parameter Value
VDD–VSS 1.5V
IBIAS 1μA
M1a, M1b 3 × (0.5/0.35)
M2a, M2b 4 × (0.5/0.35)
M1ar, M1br (0.5/0.35)
M3 2 × (0.5/0.35)
M4, M5, M6, M7, M8, M9, M10 0.5/0.35
R1a, R1b 200 kΩ
CMOS NON-TAILED DIFFERENTIAL PAIR 1473Figure 5. Current flowing in one transistor of the pair for the non-tailed and long-tailed solution and for two
supply voltages VDD = 1.5 V and VDD = 1.2 V.
Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–147
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CMR. It is confirmed that the LTP exhibits an unrivaled ability to work very closely to VSS (for p-
channel pairs). Note however that with this kind of simulation, we cannot see the pair entering the
triode region according to (3), because the common-mode current obeys to the Kirchhoff current
law (and hence is equal to the tail current) even if the pair works in triode. Unfortunately, as
discussed in Section I, the LTP common-mode voltage cannot be set to VDD/2 because this value is
not included in the LTP CMR. In contrast, the CMR of the proposed NTP,includes 0.75V for
VDD=1.5V and, as a limit, even 0.6V for VDD=1.2V.3. MEASUREMENTS
The amplifier in Figure 3a with the control section in Figure 4 was fabricated using the technology,
aspect ratios, and the other component values described in the previous section. The chip
microphotograph is illustrated in Figure 6; the area occupied is 87× 136μm, and the main part of
which is devoted to the implementation of the two resistors R1a,b. DC power consumption is 17μW
under 1.5-V supply. Compared with the LTP, the increase in power consumption and area
occupation is about 80% and 17%, respectively. As an indirect proof that the common-mode current
was effectively set in the main pair, we measured the output voltage (VSS+VGS1), while setting
vin_cm=0.75V. The difference between the measured and expected (simulated) value is about 7mV.
The large-signal transfer characteristics of the amplifier under differential input is illustrated in
Figure 7. The single-ended output voltage swing is about ±580mV. The output voltage versus the
common-mode input voltage is shown in Figure 8. The CMR defined as the input voltage range for7
a
Figure 6. Chip microphotograph. The area occupied is 87 × 136 μm
Figure 8. Measured common-mode input range. (a) input common-mode voltage sweep and (b) single-ended
output voltage under 1.5-V supply. The common-mode input voltage range so that the output voltage (and
hence the common-mode current) remains constant is about 300 mV.
Figure 7. Measured large-signal differential output versus differential input
1474 G. DI CATALDO ET AL.which the output voltage (and hence the common-mode current) remains constant is about equal to
300mV. It is seen that it includes VDD/2 = 0.75V and that there is room for a further VDD reduction
of 200mV with a small increase of the common-mode current.Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
DOI: 10.1002/cta
CMOS NON-TAILED DIFFERENTIAL PAIR 1475A comparison between the measured Bode plots (solid line) and simulated ones (dotted line) of the
magnitude and phase of the differential gain is depicted in Figure 9. The DC gain is 12 dB, and the
unity gain frequency is 92 kHz for an estimated CL of 40 pF. The common-mode gain (single-ended)Figure 9. Bode plots of the differential gain vþout  vout
 
=vd magnitude and phase (CL = 40 pF): measured
(solid lines) and simulated (dotted lines).
Figure 10. Measured Bode plot of the common-mode gain vþout  vout
 
=vcm; (CL = 40 pF).
Figure 11. Measured transient response to a 100-mVpp input step: (a) input step, (b) differential output, (c),
and (d) single-ended outputs (CL = 40 pF).
Copyright © 2015 John Wiley & Sons, Ltd. Int. J. Circ. Theor. Appl. 2016; 44:1468–1477
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1476 G. DI CATALDO ET AL.is illustrated in Figure 10; the DC value is -38 dB. The open-loop single-ended and differential output
transient response to a 100-mVpp differential input step is plotted in Figure 11 for an estimated load CL
of 40 pF; 1% settling time is about 20μs.4. CONCLUSIONS
We designed and experimentally tested a CMOS non-tailed differential pair. The NTP acts as a
conventional gate-driven long-tailed source-coupled pair in which the tail current generator is
effectively removed thanks to a feedback circuit controlling the common-mode current from the
bulk terminals. The adopted solution reduces the supply demand of a conventional LTP differential
pair, and the results obtained show promise for practical applications. Main drawbacks are an
increase in power dissipation (80% in our design, because of the additional feedback section that has
1/3 standby current of the main pair), a moderate increase in the area occupation (17%), and a
decrease of the CMR (because of the continuous-time approach followed). The first and second
limitations have reduced importance if the solution is used as the first stage of a multistage amplifier
(where the output stage usually employs the largest DC current and the widest transistors), whereas
the second limitation is not a concern for feedback amplifiers to be operated in inverting
configuration, as the input terminals remain virtually shorted to the analog ground because of the
high feedback gain. In this last case, on the contrary, an important requisite is the possibility of
setting the analog ground to (VDD+VSS)/2. This is achieved by the proposed NTP under supply
voltage as low as 1.2V. The same behavior cannot be achieved by the conventional LTP adopting
the chosen 0.35-μm technology (with thresholds around 0.61V for p-channel devices).
Future work will be devoted to extend the CMR of the NTP towards VSS, trying to share the best
performance of the LTP and NTP topologies.ACKNOWLEDGEMENT
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